Chee Hong Ang
b3e2d9fccb
arm: socfpga: soc64: Show reset state in SPL
...
Print reset state (warm/cold) together with the
source (watchdog/MPU) which has triggered the warm
reset on S10 & Agilex.
Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com>
Reviewed-by: Ley Foon Tan <ley.foon.tan@intel.com>
2020-10-09 17:53:11 +08:00
..
2020-10-09 17:53:11 +08:00
2020-05-18 17:33:33 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:23 -04:00
2020-01-07 14:38:33 +01:00
2020-01-07 14:38:33 +01:00
2020-05-18 18:36:55 -04:00
2020-01-07 14:38:33 +01:00
2018-05-07 09:34:12 -04:00
2020-05-18 21:19:23 -04:00
2020-04-13 13:49:51 +02:00
2020-01-17 17:53:40 -05:00
2020-01-07 14:38:34 +01:00
2020-05-18 17:33:33 -04:00
2020-05-18 21:19:23 -04:00
2020-10-09 17:53:10 +08:00
2020-05-18 18:36:55 -04:00
2018-07-12 09:22:11 +02:00
2020-05-18 21:19:18 -04:00
2020-02-05 03:01:57 +01:00
2020-01-07 14:38:33 +01:00
2020-05-18 21:19:23 -04:00
2020-10-09 17:53:11 +08:00
2020-05-18 21:19:23 -04:00
2020-05-18 17:33:33 -04:00
2020-10-09 17:53:11 +08:00
2020-05-18 21:19:23 -04:00
2020-10-09 17:53:11 +08:00
2020-01-07 14:38:33 +01:00
2020-01-07 14:38:33 +01:00
2020-10-09 17:53:11 +08:00
2020-05-18 17:33:33 -04:00
2018-05-07 09:34:12 -04:00
2018-05-18 10:30:48 +02:00
2018-05-07 09:34:12 -04:00
2020-01-07 14:38:33 +01:00
2018-05-07 09:34:12 -04:00
2020-02-05 03:01:57 +01:00