Zong Li 40c76dfed2 riscv: cache: support cache enable in SPL stage
The power gating feature of pl2 should be enabled as early as possible,
it would be better to put it in SPL stage.

Signed-off-by: Zong Li <zong.li@sifive.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2023-12-27 17:28:57 +08:00
..
2023-10-24 16:34:45 -04:00
2023-10-24 16:34:45 -04:00
2023-10-24 16:34:45 -04:00
2023-12-21 16:07:52 -05:00
2023-10-24 16:34:45 -04:00
2023-10-24 16:34:45 -04:00
2023-12-21 16:07:52 -05:00
2023-10-24 16:34:45 -04:00
2023-10-24 16:34:45 -04:00
2021-04-08 15:37:29 +08:00
2023-10-24 16:34:45 -04:00
2023-10-24 16:34:45 -04:00