mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-31 12:08:19 +00:00 
			
		
		
		
	mx6solox is the newest member of the mx6 family. Some of the new features on this variants are: - Cortex M4 microcontroller (besides the CortexA9) - Dual Gigabit Ethernet Add the initial support for it. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
		
			
				
	
	
		
			46 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			46 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Copyright (C) 2014 Freescale Semiconductor, Inc.
 | |
|  *
 | |
|  * SPDX-License-Identifier:	GPL-2.0+
 | |
|  */
 | |
| 
 | |
| #ifndef __ASM_ARCH_MX6SX_DDR_H__
 | |
| #define __ASM_ARCH_MX6SX_DDR_H__
 | |
| 
 | |
| #ifndef CONFIG_MX6SX
 | |
| #error "wrong CPU"
 | |
| #endif
 | |
| 
 | |
| #define MX6_IOM_DRAM_DQM0	0x020e02ec
 | |
| #define MX6_IOM_DRAM_DQM1	0x020e02f0
 | |
| #define MX6_IOM_DRAM_DQM2	0x020e02f4
 | |
| #define MX6_IOM_DRAM_DQM3	0x020e02f8
 | |
| 
 | |
| #define MX6_IOM_DRAM_RAS	0x020e02fc
 | |
| #define MX6_IOM_DRAM_CAS	0x020e0300
 | |
| #define MX6_IOM_DRAM_SDODT0	0x020e0310
 | |
| #define MX6_IOM_DRAM_SDODT1	0x020e0314
 | |
| #define MX6_IOM_DRAM_SDBA2	0x020e0320
 | |
| #define MX6_IOM_DRAM_SDCKE0	0x020e0324
 | |
| #define MX6_IOM_DRAM_SDCKE1	0x020e0328
 | |
| #define MX6_IOM_DRAM_SDCLK_0	0x020e032c
 | |
| #define MX6_IOM_DRAM_RESET	0x020e0340
 | |
| 
 | |
| #define MX6_IOM_DRAM_SDQS0	0x020e0330
 | |
| #define MX6_IOM_DRAM_SDQS1	0x020e0334
 | |
| #define MX6_IOM_DRAM_SDQS2	0x020e0338
 | |
| #define MX6_IOM_DRAM_SDQS3	0x020e033c
 | |
| 
 | |
| #define MX6_IOM_GRP_ADDDS	0x020e05f4
 | |
| #define MX6_IOM_DDRMODE_CTL	0x020e05f8
 | |
| #define MX6_IOM_GRP_DDRPKE	0x020e05fc
 | |
| #define MX6_IOM_GRP_DDRMODE	0x020e0608
 | |
| #define MX6_IOM_GRP_B0DS	0x020e060c
 | |
| #define MX6_IOM_GRP_B1DS	0x020e0610
 | |
| #define MX6_IOM_GRP_CTLDS	0x020e0614
 | |
| #define MX6_IOM_GRP_DDR_TYPE	0x020e0618
 | |
| #define MX6_IOM_GRP_B2DS	0x020e061c
 | |
| #define MX6_IOM_GRP_B3DS	0x020e0620
 | |
| 
 | |
| #endif	/*__ASM_ARCH_MX6SX_DDR_H__ */
 |