mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 05:50:17 +00:00 
			
		
		
		
	The L4SP and MMC clock precalculation is specific to Gen5, it is not needed on Arria10/Stratix10. Isolate it to Gen5 until there is a proper clock driver for Gen5, at which point this will go away completely. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Chin Liang See <chin.liang.see@intel.com> Cc: Dinh Nguyen <dinguyen@kernel.org> Cc: Ley Foon Tan <ley.foon.tan@intel.com>
		
			
				
	
	
		
			76 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			76 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
// SPDX-License-Identifier: GPL-2.0+
 | 
						|
/*
 | 
						|
 *  Copyright (C) 2013-2017 Altera Corporation <www.altera.com>
 | 
						|
 */
 | 
						|
 | 
						|
#include <common.h>
 | 
						|
#include <wait_bit.h>
 | 
						|
#include <asm/io.h>
 | 
						|
#include <asm/arch/clock_manager.h>
 | 
						|
 | 
						|
DECLARE_GLOBAL_DATA_PTR;
 | 
						|
 | 
						|
static const struct socfpga_clock_manager *clock_manager_base =
 | 
						|
	(struct socfpga_clock_manager *)SOCFPGA_CLKMGR_ADDRESS;
 | 
						|
 | 
						|
void cm_wait_for_lock(u32 mask)
 | 
						|
{
 | 
						|
	u32 inter_val;
 | 
						|
	u32 retry = 0;
 | 
						|
	do {
 | 
						|
#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
 | 
						|
		inter_val = readl(&clock_manager_base->inter) & mask;
 | 
						|
#else
 | 
						|
		inter_val = readl(&clock_manager_base->stat) & mask;
 | 
						|
#endif
 | 
						|
		/* Wait for stable lock */
 | 
						|
		if (inter_val == mask)
 | 
						|
			retry++;
 | 
						|
		else
 | 
						|
			retry = 0;
 | 
						|
		if (retry >= 10)
 | 
						|
			break;
 | 
						|
	} while (1);
 | 
						|
}
 | 
						|
 | 
						|
/* function to poll in the fsm busy bit */
 | 
						|
int cm_wait_for_fsm(void)
 | 
						|
{
 | 
						|
	return wait_for_bit_le32(&clock_manager_base->stat,
 | 
						|
				 CLKMGR_STAT_BUSY, false, 20000, false);
 | 
						|
}
 | 
						|
 | 
						|
int set_cpu_clk_info(void)
 | 
						|
{
 | 
						|
#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
 | 
						|
	/* Calculate the clock frequencies required for drivers */
 | 
						|
	cm_get_l4_sp_clk_hz();
 | 
						|
	cm_get_mmc_controller_clk_hz();
 | 
						|
#endif
 | 
						|
 | 
						|
	gd->bd->bi_arm_freq = cm_get_mpu_clk_hz() / 1000000;
 | 
						|
	gd->bd->bi_dsp_freq = 0;
 | 
						|
 | 
						|
#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
 | 
						|
	gd->bd->bi_ddr_freq = cm_get_sdram_clk_hz() / 1000000;
 | 
						|
#else
 | 
						|
	gd->bd->bi_ddr_freq = 0;
 | 
						|
#endif
 | 
						|
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
 | 
						|
#ifndef CONFIG_SPL_BUILD
 | 
						|
static int do_showclocks(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
 | 
						|
{
 | 
						|
	cm_print_clock_quick_summary();
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
 | 
						|
U_BOOT_CMD(
 | 
						|
	clocks,	CONFIG_SYS_MAXARGS, 1, do_showclocks,
 | 
						|
	"display clocks",
 | 
						|
	""
 | 
						|
);
 | 
						|
#endif
 |