Andre Przywara 997bde6038 sunxi: introduce Allwinner H5 config option ...

The Allwinner H5 Soc is bascially an H3 with high SRAM and ARMv8 cores.
As the peripherals and the pinmuxing are almost identical, we piggy
back on the shared MACH_SUN8I_H3_H5 config symbol.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Reviewed-by: Jagan Teki <jagan@openedev.com>

2017-04-05 15:03:17 +05:30

..

board.c

sunxi: prepare for sharing MACH_SUN8I_H3 config symbol

2017-04-05 15:03:17 +05:30

clock_sun4i.c

…

clock_sun6i.c

sunxi: prepare for sharing MACH_SUN8I_H3 config symbol

2017-04-05 15:03:17 +05:30

clock_sun8i_a83t.c

…

clock_sun9i.c

sunxi: add initial clock setup for sun9i for SPL

2016-10-30 11:38:04 +01:00

clock.c

sunxi: add gtbus-initialisation for sun9i

2016-10-30 11:38:04 +01:00

cpu_info.c

sunxi: introduce Allwinner H5 config option

2017-04-05 15:03:17 +05:30

dram_helpers.c

ARM: Rework and correct barrier definitions

2016-08-05 07:23:57 -04:00

dram_sun4i.c

…

dram_sun6i.c

…

dram_sun8i_a23.c

…

dram_sun8i_a33.c

…

dram_sun8i_a83t.c

…

dram_sun8i_h3.c

sunxi: DRAM: add Allwinner H5 support

2017-04-05 15:03:17 +05:30

dram_sun9i.c

sunxi: DRAM initialisation for sun9i

2016-10-30 11:38:04 +01:00

gtbus_sun9i.c

sunxi: add gtbus-initialisation for sun9i

2016-10-30 11:38:04 +01:00

Makefile

sunxi: prepare for sharing MACH_SUN8I_H3 config symbol

2017-04-05 15:03:17 +05:30

p2wi.c

…

pinmux.c

…

pmic_bus.c

sunxi: power: add AXP809 support

2016-05-25 17:52:39 +02:00

prcm.c

…

rmr_switch.S

sunxi: A64: do an RMR switch if started in AArch32 mode

2017-01-04 16:37:42 +01:00

rsb.c

…

usb_phy.c

sunxi: prepare for sharing MACH_SUN8I_H3 config symbol

2017-04-05 15:03:17 +05:30