Jason Jin c0391111c3 Fix the incorrect DDR clk freq reporting on 8536DS
On 8536DS board, When the DDR clk is set async mode(SW3[6:8] != 111),
The display is still sync mode DDR freq. This patch try to fix
this. The display DDR freq is now the actual freq in both
sync and async mode.

Signed-off-by: Jason Jin <Jason.jin@freescale.com>
2008-10-07 15:37:08 -05:00
..
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2008-07-14 21:19:08 +02:00
2008-07-13 23:07:35 +02:00
2008-05-21 00:14:08 +02:00
2008-08-06 14:05:38 +02:00
2008-08-06 14:05:38 +02:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2008-06-03 20:28:50 +02:00
2008-08-06 14:05:38 +02:00
2008-05-21 00:14:08 +02:00
2008-07-08 12:03:24 +09:00