Jason Jin
c0391111c3
Fix the incorrect DDR clk freq reporting on 8536DS
...
On 8536DS board, When the DDR clk is set async mode(SW3[6:8] != 111),
The display is still sync mode DDR freq. This patch try to fix
this. The display DDR freq is now the actual freq in both
sync and async mode.
Signed-off-by: Jason Jin <Jason.jin@freescale.com>
2008-10-07 15:37:08 -05:00
..
2008-08-21 02:07:43 +02:00
2008-05-21 00:14:08 +02:00
2008-09-12 02:20:47 +02:00
2008-05-21 00:14:08 +02:00
2008-09-13 01:45:56 +02:00
2008-09-09 02:14:43 +02:00
2008-09-12 01:23:43 +02:00
2008-09-09 02:14:41 +02:00
2008-09-09 02:14:43 +02:00
2008-07-30 10:06:11 +02:00
2008-05-21 00:14:08 +02:00
2008-07-14 21:19:08 +02:00
2008-07-13 23:07:35 +02:00
2008-09-02 21:18:16 -07:00
2008-09-02 21:18:16 -07:00
2008-05-21 00:14:08 +02:00
2008-09-13 02:23:05 +02:00
2008-09-02 21:18:16 -07:00
2008-09-02 21:18:16 -07:00
2008-09-02 21:18:16 -07:00
2008-08-28 09:16:54 -06:00
2008-09-02 21:18:16 -07:00
2008-08-06 14:05:38 +02:00
2008-08-06 14:05:38 +02:00
2008-09-10 22:48:01 +02:00
2008-09-10 22:48:01 +02:00
2008-09-22 22:23:06 +02:00
2008-09-13 02:23:05 +02:00
2008-09-03 23:44:18 +02:00
2008-10-07 15:37:08 -05:00
2008-09-02 21:18:15 -07:00
2008-09-02 21:18:17 -07:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2008-08-21 02:07:43 +02:00
2008-06-03 20:28:50 +02:00
2008-08-06 14:05:38 +02:00
2008-09-12 07:12:33 +02:00
2008-09-12 01:23:44 +02:00
2008-09-07 00:56:36 +02:00
2008-05-21 00:14:08 +02:00
2008-08-31 22:48:33 +09:00
2008-07-08 12:03:24 +09:00
2008-09-19 11:05:22 +09:00