Wenyou Yang
c2ad76c4bd
arm: at91/spl: mpddrc: add mpddrc DDR3-SDRAM initialization
...
The DDR3-SDRAM initialization sequence is implemented in
accordance with the DDR3-SRAM/DDR3L-SDRAM initialization section
described in the SAMA5D2 datasheet.
Add registers and definitions of mpddrc controller, which is used
to support DDR3 devices.
Signed-off-by: Wenyou Yang <wenyou.yang@atmel.com>
Reviewed-by: Andreas Bießmann <andreas.devel@googlemail.com>
2016-02-02 11:49:12 +01:00
..
2015-02-21 08:23:52 -05:00
2015-11-03 14:21:30 +01:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-11-30 22:27:53 +01:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:31 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2016-02-02 11:49:12 +01:00
2015-11-30 22:27:52 +01:00
2015-11-03 14:21:31 +01:00
2015-02-21 08:23:52 -05:00
2015-11-30 22:27:53 +01:00
2015-11-03 14:21:31 +01:00
2015-02-21 08:23:52 -05:00
2015-11-30 22:27:53 +01:00
2015-02-21 08:23:52 -05:00
2015-11-30 22:27:55 +01:00
2015-11-30 22:27:53 +01:00
2015-02-21 08:23:52 -05:00
2015-11-03 14:21:30 +01:00
2015-11-30 22:27:55 +01:00