Marek Vasut c3880e6597 arm: socfpga: vining: Fix UDC controller phandle in DT
The USB peripheral controller is the DWC2 controller 1, not 0.
Update the phandle to fix UDC support on this board.

Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Siew Chin Lim <elly.siew.chin.lim@intel.com>
Cc: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
Cc: Tien Fong Chee <tien.fong.chee@intel.com>
2021-09-22 21:30:39 +02:00
..
2021-09-10 20:10:20 -04:00
2019-10-11 10:09:16 -04:00
2020-01-23 07:29:58 -05:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2020-01-07 10:26:56 +01:00
2021-08-09 14:46:51 +02:00
2021-08-09 14:46:51 +02:00
2021-03-01 10:21:36 +01:00
2021-08-27 08:33:02 -04:00
2020-08-24 14:11:31 -04:00
2021-03-20 16:24:27 -04:00
2021-06-21 13:31:40 +02:00
2019-02-19 16:58:23 -05:00
2020-10-22 09:54:54 -04:00
2019-04-17 14:34:45 +05:30
2019-07-29 00:09:19 +02:00
2020-10-27 08:01:36 +01:00