mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 05:50:17 +00:00 
			
		
		
		
	Change is consistent with other SOCs and it is in preparation for adding SOMs. SOC's related files are moved from cpu/ to mach-imx/<SOC>. This change is also coherent with the structure in kernel. Signed-off-by: Stefano Babic <sbabic@denx.de> CC: Fabio Estevam <fabio.estevam@nxp.com> CC: Akshay Bhat <akshaybhat@timesys.com> CC: Ken Lin <Ken.Lin@advantech.com.tw> CC: Marek Vasut <marek.vasut@gmail.com> CC: Heiko Schocher <hs@denx.de> CC: "Sébastien Szymanski" <sebastien.szymanski@armadeus.com> CC: Christian Gmeiner <christian.gmeiner@gmail.com> CC: Stefan Roese <sr@denx.de> CC: Patrick Bruenn <p.bruenn@beckhoff.com> CC: Troy Kisky <troy.kisky@boundarydevices.com> CC: Nikita Kiryanov <nikita@compulab.co.il> CC: Otavio Salvador <otavio@ossystems.com.br> CC: "Eric Bénard" <eric@eukrea.com> CC: Jagan Teki <jagan@amarulasolutions.com> CC: Ye Li <ye.li@nxp.com> CC: Peng Fan <peng.fan@nxp.com> CC: Adrian Alonso <adrian.alonso@nxp.com> CC: Alison Wang <b18965@freescale.com> CC: Tim Harvey <tharvey@gateworks.com> CC: Martin Donnelly <martin.donnelly@ge.com> CC: Marcin Niestroj <m.niestroj@grinn-global.com> CC: Lukasz Majewski <lukma@denx.de> CC: Adam Ford <aford173@gmail.com> CC: "Albert ARIBAUD (3ADEV)" <albert.aribaud@3adev.fr> CC: Boris Brezillon <boris.brezillon@free-electrons.com> CC: Soeren Moch <smoch@web.de> CC: Richard Hu <richard.hu@technexion.com> CC: Wig Cheng <wig.cheng@technexion.com> CC: Vanessa Maegima <vanessa.maegima@nxp.com> CC: Max Krummenacher <max.krummenacher@toradex.com> CC: Stefan Agner <stefan.agner@toradex.com> CC: Markus Niebel <Markus.Niebel@tq-group.com> CC: Breno Lima <breno.lima@nxp.com> CC: Francesco Montefoschi <francesco.montefoschi@udoo.org> CC: Jaehoon Chung <jh80.chung@samsung.com> CC: Scott Wood <oss@buserror.net> CC: Joe Hershberger <joe.hershberger@ni.com> CC: Anatolij Gustschin <agust@denx.de> CC: Simon Glass <sjg@chromium.org> CC: "Andrew F. Davis" <afd@ti.com> CC: "Łukasz Majewski" <l.majewski@samsung.com> CC: Patrice Chotard <patrice.chotard@st.com> CC: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> CC: Hans de Goede <hdegoede@redhat.com> CC: Masahiro Yamada <yamada.masahiro@socionext.com> CC: Stephen Warren <swarren@nvidia.com> CC: Andre Przywara <andre.przywara@arm.com> CC: "Álvaro Fernández Rojas" <noltari@gmail.com> CC: York Sun <york.sun@nxp.com> CC: Xiaoliang Yang <xiaoliang.yang@nxp.com> CC: Chen-Yu Tsai <wens@csie.org> CC: George McCollister <george.mccollister@gmail.com> CC: Sven Ebenfeld <sven.ebenfeld@gmail.com> CC: Filip Brozovic <fbrozovic@gmail.com> CC: Petr Kulhavy <brain@jikos.cz> CC: Eric Nelson <eric@nelint.com> CC: Bai Ping <ping.bai@nxp.com> CC: Anson Huang <Anson.Huang@nxp.com> CC: Sanchayan Maity <maitysanchayan@gmail.com> CC: Lokesh Vutla <lokeshvutla@ti.com> CC: Patrick Delaunay <patrick.delaunay@st.com> CC: Gary Bisson <gary.bisson@boundarydevices.com> CC: Alexander Graf <agraf@suse.de> CC: u-boot@lists.denx.de Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com> Reviewed-by: Christian Gmeiner <christian.gmeiner@gmail.com>
		
			
				
	
	
		
			102 lines
		
	
	
		
			2.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			102 lines
		
	
	
		
			2.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * Copyright (C) 2011 Freescale Semiconductor, Inc. All Rights Reserved.
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 */
 | 
						|
#ifndef __ASM_ARCH_MXC_MXC_I2C_H__
 | 
						|
#define __ASM_ARCH_MXC_MXC_I2C_H__
 | 
						|
#include <asm-generic/gpio.h>
 | 
						|
#include <asm/mach-imx/iomux-v3.h>
 | 
						|
 | 
						|
struct i2c_pin_ctrl {
 | 
						|
	iomux_v3_cfg_t i2c_mode;
 | 
						|
	iomux_v3_cfg_t gpio_mode;
 | 
						|
	unsigned char gp;
 | 
						|
	unsigned char spare;
 | 
						|
};
 | 
						|
 | 
						|
struct i2c_pads_info {
 | 
						|
	struct i2c_pin_ctrl scl;
 | 
						|
	struct i2c_pin_ctrl sda;
 | 
						|
};
 | 
						|
 | 
						|
/*
 | 
						|
 * Information about i2c controller
 | 
						|
 * struct mxc_i2c_bus - information about the i2c[x] bus
 | 
						|
 * @index: i2c bus index
 | 
						|
 * @base: Address of I2C bus controller
 | 
						|
 * @driver_data: Flags for different platforms, such as I2C_QUIRK_FLAG.
 | 
						|
 * @speed: Speed of I2C bus
 | 
						|
 * @pads_info: pinctrl info for this i2c bus, will be used when pinctrl is ok.
 | 
						|
 * The following two is only to be compatible with non-DM part.
 | 
						|
 * @idle_bus_fn: function to force bus idle
 | 
						|
 * @idle_bus_data: parameter for idle_bus_fun
 | 
						|
 * For DM:
 | 
						|
 * bus: The device structure for i2c bus controller
 | 
						|
 * scl-gpio: specify the gpio related to SCL pin
 | 
						|
 * sda-gpio: specify the gpio related to SDA pin
 | 
						|
 */
 | 
						|
struct mxc_i2c_bus {
 | 
						|
	/*
 | 
						|
	 * board file can use this index to locate which i2c_pads_info is for
 | 
						|
	 * i2c_idle_bus. When pinmux is implement, this entry can be
 | 
						|
	 * discarded. Here we do not use dev->seq, because we do not want to
 | 
						|
	 * export device to board file.
 | 
						|
	 */
 | 
						|
	int index;
 | 
						|
	ulong base;
 | 
						|
	ulong driver_data;
 | 
						|
	int speed;
 | 
						|
	struct i2c_pads_info *pads_info;
 | 
						|
#ifndef CONFIG_DM_I2C
 | 
						|
	int (*idle_bus_fn)(void *p);
 | 
						|
	void *idle_bus_data;
 | 
						|
#else
 | 
						|
	struct udevice *bus;
 | 
						|
	/* Use gpio to force bus idle when bus state is abnormal */
 | 
						|
	struct gpio_desc scl_gpio;
 | 
						|
	struct gpio_desc sda_gpio;
 | 
						|
#endif
 | 
						|
};
 | 
						|
 | 
						|
#if defined(CONFIG_MX6QDL)
 | 
						|
#define I2C_PADS(name, scl_i2c, scl_gpio, scl_gp, sda_i2c, sda_gpio, sda_gp) \
 | 
						|
	struct i2c_pads_info mx6q_##name = {		\
 | 
						|
		.scl = {				\
 | 
						|
			.i2c_mode = MX6Q_##scl_i2c,	\
 | 
						|
			.gpio_mode = MX6Q_##scl_gpio,	\
 | 
						|
			.gp = scl_gp,			\
 | 
						|
		},					\
 | 
						|
		.sda = {				\
 | 
						|
			.i2c_mode = MX6Q_##sda_i2c,	\
 | 
						|
			.gpio_mode = MX6Q_##sda_gpio,	\
 | 
						|
			.gp = sda_gp,			\
 | 
						|
		}					\
 | 
						|
	};						\
 | 
						|
	struct i2c_pads_info mx6s_##name = {		\
 | 
						|
		.scl = {				\
 | 
						|
			.i2c_mode = MX6DL_##scl_i2c,	\
 | 
						|
			.gpio_mode = MX6DL_##scl_gpio,	\
 | 
						|
			.gp = scl_gp,			\
 | 
						|
		},					\
 | 
						|
		.sda = {				\
 | 
						|
			.i2c_mode = MX6DL_##sda_i2c,	\
 | 
						|
			.gpio_mode = MX6DL_##sda_gpio,	\
 | 
						|
			.gp = sda_gp,			\
 | 
						|
		}					\
 | 
						|
	};
 | 
						|
 | 
						|
 | 
						|
#define I2C_PADS_INFO(name)	\
 | 
						|
	(is_cpu_type(MXC_CPU_MX6Q) || is_cpu_type(MXC_CPU_MX6D)) ? \
 | 
						|
					&mx6q_##name : &mx6s_##name
 | 
						|
#endif
 | 
						|
 | 
						|
int setup_i2c(unsigned i2c_index, int speed, int slave_addr,
 | 
						|
	      struct i2c_pads_info *p);
 | 
						|
void bus_i2c_init(int index, int speed, int slave_addr,
 | 
						|
		int (*idle_bus_fn)(void *p), void *p);
 | 
						|
int force_idle_bus(void *priv);
 | 
						|
int i2c_idle_bus(struct mxc_i2c_bus *i2c_bus);
 | 
						|
#endif
 |