mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 05:50:17 +00:00 
			
		
		
		
	The length of the sections is fixed at link time, so let the linker do the calculation rather than doing it ourselves at runtime. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
		
			
				
	
	
		
			113 lines
		
	
	
		
			2.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			113 lines
		
	
	
		
			2.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * U-boot - cpu.c CPU specific functions
 | 
						|
 *
 | 
						|
 * Copyright (c) 2005-2008 Analog Devices Inc.
 | 
						|
 *
 | 
						|
 * (C) Copyright 2000-2004
 | 
						|
 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
 | 
						|
 *
 | 
						|
 * Licensed under the GPL-2 or later.
 | 
						|
 */
 | 
						|
 | 
						|
#include <common.h>
 | 
						|
#include <command.h>
 | 
						|
#include <asm/blackfin.h>
 | 
						|
#include <asm/cplb.h>
 | 
						|
#include <asm/mach-common/bits/core.h>
 | 
						|
#include <asm/mach-common/bits/ebiu.h>
 | 
						|
#include <asm/mach-common/bits/trace.h>
 | 
						|
 | 
						|
#include "cpu.h"
 | 
						|
#include "serial.h"
 | 
						|
 | 
						|
ulong bfin_poweron_retx;
 | 
						|
 | 
						|
__attribute__ ((__noreturn__))
 | 
						|
void cpu_init_f(ulong bootflag, ulong loaded_from_ldr)
 | 
						|
{
 | 
						|
#ifndef CONFIG_BFIN_BOOTROM_USES_EVT1
 | 
						|
	/* Build a NOP slide over the LDR jump block.  Whee! */
 | 
						|
	char nops[0xC];
 | 
						|
	serial_early_puts("NOP Slide\n");
 | 
						|
	memset(nops, 0x00, sizeof(nops));
 | 
						|
	memcpy((void *)L1_INST_SRAM, nops, sizeof(nops));
 | 
						|
#endif
 | 
						|
 | 
						|
	if (!loaded_from_ldr) {
 | 
						|
		/* Relocate sections into L1 if the LDR didn't do it -- don't
 | 
						|
		 * check length because the linker script does the size
 | 
						|
		 * checking at build time.
 | 
						|
		 */
 | 
						|
		serial_early_puts("L1 Relocate\n");
 | 
						|
		extern char _stext_l1[], _text_l1_lma[], _text_l1_len[];
 | 
						|
		memcpy(&_stext_l1, &_text_l1_lma, (unsigned long)_text_l1_len);
 | 
						|
		extern char _sdata_l1[], _data_l1_lma[], _data_l1_len[];
 | 
						|
		memcpy(&_sdata_l1, &_data_l1_lma, (unsigned long)_data_l1_len);
 | 
						|
	}
 | 
						|
#if defined(__ADSPBF537__) || defined(__ADSPBF536__) || defined(__ADSPBF534__)
 | 
						|
	/* The BF537 bootrom will reset the EBIU_AMGCTL register on us
 | 
						|
	 * after it has finished loading the LDR.  So configure it again.
 | 
						|
	 */
 | 
						|
	else
 | 
						|
		bfin_write_EBIU_AMGCTL(CONFIG_EBIU_AMGCTL_VAL);
 | 
						|
#endif
 | 
						|
 | 
						|
	/* Save RETX so we can pass it while booting Linux */
 | 
						|
	bfin_poweron_retx = bootflag;
 | 
						|
 | 
						|
#ifdef CONFIG_DEBUG_DUMP
 | 
						|
	/* Turn on hardware trace buffer */
 | 
						|
	bfin_write_TBUFCTL(TBUFPWR | TBUFEN);
 | 
						|
#endif
 | 
						|
 | 
						|
#ifndef CONFIG_PANIC_HANG
 | 
						|
	/* Reset upon a double exception rather than just hanging.
 | 
						|
	 * Do not do bfin_read on SWRST as that will reset status bits.
 | 
						|
	 */
 | 
						|
	bfin_write_SWRST(DOUBLE_FAULT);
 | 
						|
#endif
 | 
						|
 | 
						|
	serial_early_puts("Board init flash\n");
 | 
						|
	board_init_f(bootflag);
 | 
						|
}
 | 
						|
 | 
						|
int exception_init(void)
 | 
						|
{
 | 
						|
	bfin_write_EVT3(trap);
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
 | 
						|
int irq_init(void)
 | 
						|
{
 | 
						|
#ifdef SIC_IMASK0
 | 
						|
	bfin_write_SIC_IMASK0(0);
 | 
						|
	bfin_write_SIC_IMASK1(0);
 | 
						|
# ifdef SIC_IMASK2
 | 
						|
	bfin_write_SIC_IMASK2(0);
 | 
						|
# endif
 | 
						|
#elif defined(SICA_IMASK0)
 | 
						|
	bfin_write_SICA_IMASK0(0);
 | 
						|
	bfin_write_SICA_IMASK1(0);
 | 
						|
#else
 | 
						|
	bfin_write_SIC_IMASK(0);
 | 
						|
#endif
 | 
						|
	bfin_write_EVT2(evt_default);	/* NMI */
 | 
						|
	bfin_write_EVT5(evt_default);	/* hardware error */
 | 
						|
	bfin_write_EVT6(evt_default);	/* core timer */
 | 
						|
	bfin_write_EVT7(evt_default);
 | 
						|
	bfin_write_EVT8(evt_default);
 | 
						|
	bfin_write_EVT9(evt_default);
 | 
						|
	bfin_write_EVT10(evt_default);
 | 
						|
	bfin_write_EVT11(evt_default);
 | 
						|
	bfin_write_EVT12(evt_default);
 | 
						|
	bfin_write_EVT13(evt_default);
 | 
						|
	bfin_write_EVT14(evt_default);
 | 
						|
	bfin_write_EVT15(evt_default);
 | 
						|
	bfin_write_ILAT(0);
 | 
						|
	CSYNC();
 | 
						|
	/* enable hardware error irq */
 | 
						|
	irq_flags = 0x3f;
 | 
						|
	local_irq_enable();
 | 
						|
	return 0;
 | 
						|
}
 |