Lukas Auer 862e2e75e8 riscv: rename CPU_RISCV_32/64 to match architecture names ARCH_RV32I/64I
RISC-V defines the base integer instruction sets as RV32I and RV64I.
Rename CPU_RISCV_32 and CPU_RISCV_64 to ARCH_RV32I and ARCH_RV64I to
match this convention.

Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Rick Chen <rick@andestech.com>
2018-11-26 13:57:29 +08:00
..
2018-11-16 16:51:56 -05:00
2018-11-20 13:08:15 +01:00
2018-09-28 18:27:01 +02:00
2018-11-14 09:16:27 -08:00
2018-09-29 11:49:35 -06:00
2018-10-19 19:19:53 -04:00
2018-09-10 20:48:16 -04:00
2018-09-18 08:12:21 -06:00
2018-11-10 08:16:30 -05:00
2018-07-26 14:08:22 -05:00
2018-09-23 21:55:30 +02:00
2018-09-23 21:55:30 +02:00
2018-06-13 07:49:12 -04:00
2018-10-22 13:01:27 +02:00
2018-10-22 13:01:27 +02:00
2018-04-06 17:04:33 -04:00
2018-11-20 19:14:22 -07:00
2018-10-07 10:47:38 -04:00
2018-09-18 00:01:18 -06:00
2018-10-02 22:12:32 +05:30
2018-10-10 12:29:02 -05:00
2018-10-09 04:40:27 -06:00
2018-10-24 14:45:38 -05:00
2018-11-14 09:16:27 -08:00
2018-10-07 11:04:01 -04:00
2018-07-19 16:31:37 -04:00
2018-10-04 21:15:46 +02:00
2018-07-20 15:55:05 -04:00
2018-10-09 04:40:27 -06:00
2018-10-09 04:40:27 -06:00
2018-09-28 18:26:32 +02:00