mirror of
https://github.com/smaeul/u-boot.git
synced 2025-10-31 03:58:17 +00:00
4dfb2196cd
When using dual boot mode, the DDR won't be reset when APD power off or reboot. It has possibility that obsolete fdt data existing on fdt_addr_r address. Then even nothing in EFI partitions, the distro boot still continue to parse fdt and get uboot crashed. Clear the data at fdt_addr_r, so the fdt header check in above case will not pass. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Peng Fan <peng.fan@nxp.com>
137 lines
3.1 KiB
C
137 lines
3.1 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2020 NXP
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <miiphy.h>
|
|
#include <netdev.h>
|
|
#include <asm/arch/imx8ulp-pins.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/pcc.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <miiphy.h>
|
|
#include <netdev.h>
|
|
#include <asm/gpio.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#if IS_ENABLED(CONFIG_FEC_MXC)
|
|
#define ENET_CLK_PAD_CTRL (PAD_CTL_PUS_UP | PAD_CTL_DSE | PAD_CTL_IBE_ENABLE)
|
|
static iomux_cfg_t const enet_clk_pads[] = {
|
|
IMX8ULP_PAD_PTE19__ENET0_REFCLK | MUX_PAD_CTRL(ENET_CLK_PAD_CTRL),
|
|
IMX8ULP_PAD_PTF10__ENET0_1588_CLKIN | MUX_PAD_CTRL(ENET_CLK_PAD_CTRL),
|
|
};
|
|
|
|
static int setup_fec(void)
|
|
{
|
|
/*
|
|
* Since ref clock and timestamp clock are from external,
|
|
* set the iomux prior the clock enablement
|
|
*/
|
|
imx8ulp_iomux_setup_multiple_pads(enet_clk_pads, ARRAY_SIZE(enet_clk_pads));
|
|
|
|
/* Select enet time stamp clock: 001 - External Timestamp Clock */
|
|
cgc1_enet_stamp_sel(1);
|
|
|
|
/* enable FEC PCC */
|
|
pcc_clock_enable(4, ENET_PCC4_SLOT, true);
|
|
pcc_reset_peripheral(4, ENET_PCC4_SLOT, false);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_phy_config(struct phy_device *phydev)
|
|
{
|
|
if (phydev->drv->config)
|
|
phydev->drv->config(phydev);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#define I2C_PAD_CTRL (PAD_CTL_ODE)
|
|
static const iomux_cfg_t lpi2c0_pads[] = {
|
|
IMX8ULP_PAD_PTA8__LPI2C0_SCL | MUX_PAD_CTRL(I2C_PAD_CTRL),
|
|
IMX8ULP_PAD_PTA9__LPI2C0_SDA | MUX_PAD_CTRL(I2C_PAD_CTRL),
|
|
};
|
|
|
|
#define TPM_PAD_CTRL (PAD_CTL_DSE)
|
|
static const iomux_cfg_t tpm0_pads[] = {
|
|
IMX8ULP_PAD_PTA3__TPM0_CH2 | MUX_PAD_CTRL(TPM_PAD_CTRL),
|
|
};
|
|
|
|
void mipi_dsi_mux_panel(void)
|
|
{
|
|
int ret;
|
|
struct gpio_desc desc;
|
|
|
|
/* It is temp solution to directly access i2c, need change to rpmsg later */
|
|
|
|
/* enable lpi2c0 clock and iomux */
|
|
imx8ulp_iomux_setup_multiple_pads(lpi2c0_pads, ARRAY_SIZE(lpi2c0_pads));
|
|
writel(0xD2000000, 0x28091060);
|
|
|
|
ret = dm_gpio_lookup_name("gpio@20_9", &desc);
|
|
if (ret) {
|
|
printf("%s lookup gpio@20_9 failed ret = %d\n", __func__, ret);
|
|
return;
|
|
}
|
|
|
|
ret = dm_gpio_request(&desc, "dsi_mux");
|
|
if (ret) {
|
|
printf("%s request dsi_mux failed ret = %d\n", __func__, ret);
|
|
return;
|
|
}
|
|
|
|
dm_gpio_set_dir_flags(&desc, GPIOD_IS_OUT | GPIOD_IS_OUT_ACTIVE);
|
|
}
|
|
|
|
void mipi_dsi_panel_backlight(void)
|
|
{
|
|
/* It is temp solution to directly access pwm, need change to rpmsg later */
|
|
imx8ulp_iomux_setup_multiple_pads(tpm0_pads, ARRAY_SIZE(tpm0_pads));
|
|
writel(0xD4000001, 0x28091054);
|
|
|
|
/* Use center-aligned PWM mode, CPWMS=1, MSnB:MSnA = 10, ELSnB:ELSnA = 00 */
|
|
writel(1000, 0x28095018);
|
|
writel(1000, 0x28095034); /* MOD = CV, full duty */
|
|
writel(0x28, 0x28095010);
|
|
writel(0x20, 0x28095030);
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
|
|
if (IS_ENABLED(CONFIG_FEC_MXC))
|
|
setup_fec();
|
|
|
|
/* When sync with M33 is failed, use local driver to set for video */
|
|
if (!is_m33_handshake_necessary() && IS_ENABLED(CONFIG_VIDEO)) {
|
|
mipi_dsi_mux_panel();
|
|
mipi_dsi_panel_backlight();
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int board_late_init(void)
|
|
{
|
|
ulong addr;
|
|
|
|
#if CONFIG_IS_ENABLED(ENV_IS_IN_MMC)
|
|
board_late_mmc_env_init();
|
|
#endif
|
|
|
|
/* clear fdtaddr to avoid obsolete data */
|
|
addr = env_get_hex("fdt_addr_r", 0);
|
|
if (addr)
|
|
memset((void *)addr, 0, 0x400);
|
|
|
|
return 0;
|
|
}
|