random-mirrors/smaeul-u-boot
1
0
Fork 0
mirror of https://github.com/smaeul/u-boot.git synced 2025-11-04 05:50:17 +00:00
Code Issues Packages Projects Releases Wiki Activity
smaeul-u-boot/arch/riscv/cpu
History
Tom Rini 6e7d7aa2e2 Merge branch 'next' 
Merge all outstanding changes from the current next branch in now that
we have released.
2020-07-06 15:46:38 -04:00
..
ax25
common: Drop net.h from common header
2020-05-18 17:33:31 -04:00
fu540
riscv: sifive: fu540: enable all cache ways from U-Boot proper
2020-07-03 15:09:06 +08:00
generic
common: Drop net.h from common header
2020-05-18 17:33:31 -04:00
cpu.c
riscv: Add option to support RISC-V privileged spec 1.9
2020-07-01 15:01:22 +08:00
Makefile
riscv: Move trap handler codes to mtrap.S
2018-12-18 09:56:27 +08:00
mtrap.S
riscv: Add option to print registers on exception
2020-02-10 14:51:08 +08:00
start.S
riscv: Clear pending interrupts before enabling IPIs
2020-07-01 15:01:21 +08:00
u-boot-spl.lds
riscv: Add _image_binary_end for SPL
2020-06-04 09:44:08 +08:00
u-boot.lds
riscv: Fix breakage caused by linker relaxation
2020-02-10 14:50:53 +08:00