mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-31 12:08:19 +00:00 
			
		
		
		
	This patch provides code to implement the CCF clock tree in sandbox. It uses all the introduced primitives; some generic ones are reused, some sandbox specific were developed. In that way (after introducing the real CCF tree in sandbox) the recently added to clk-uclass.c: clk_get_by_id() and clk_get_parent_rate() are tested in their natural work environment. Usage (sandbox_defconfig and sandbox_flattree_defconfig): ./u-boot --fdt arch/sandbox/dts/test.dtb --command "ut dm clk_ccf" Signed-off-by: Lukasz Majewski <lukma@denx.de>
		
			
				
	
	
		
			77 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			77 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0+ */
 | |
| /*
 | |
|  * Copyright (C) 2019
 | |
|  * Lukasz Majewski, DENX Software Engineering, lukma@denx.de
 | |
|  */
 | |
| 
 | |
| #ifndef __SANDBOX_CLK_H__
 | |
| #define __SANDBOX_CLK_H__
 | |
| 
 | |
| #include <linux/clk-provider.h>
 | |
| 
 | |
| enum {
 | |
| 	SANDBOX_CLK_PLL2 = 1,
 | |
| 	SANDBOX_CLK_PLL3,
 | |
| 	SANDBOX_CLK_PLL3_60M,
 | |
| 	SANDBOX_CLK_PLL3_80M,
 | |
| 	SANDBOX_CLK_ECSPI_ROOT,
 | |
| 	SANDBOX_CLK_ECSPI0,
 | |
| 	SANDBOX_CLK_ECSPI1,
 | |
| 	SANDBOX_CLK_USDHC1_SEL,
 | |
| 	SANDBOX_CLK_USDHC2_SEL,
 | |
| };
 | |
| 
 | |
| enum sandbox_pllv3_type {
 | |
| 	SANDBOX_PLLV3_GENERIC,
 | |
| 	SANDBOX_PLLV3_USB,
 | |
| };
 | |
| 
 | |
| struct clk *sandbox_clk_pllv3(enum sandbox_pllv3_type type, const char *name,
 | |
| 			      const char *parent_name, void __iomem *base,
 | |
| 			      u32 div_mask);
 | |
| 
 | |
| static inline struct clk *sandbox_clk_fixed_factor(const char *name,
 | |
| 						   const char *parent,
 | |
| 						   unsigned int mult,
 | |
| 						   unsigned int div)
 | |
| {
 | |
| 	return clk_register_fixed_factor(NULL, name, parent,
 | |
| 			CLK_SET_RATE_PARENT, mult, div);
 | |
| }
 | |
| 
 | |
| static inline struct clk *sandbox_clk_divider(const char *name,
 | |
| 					      const char *parent,
 | |
| 					      void __iomem *reg, u8 shift,
 | |
| 					      u8 width)
 | |
| {
 | |
| 	return clk_register_divider(NULL, name, parent, CLK_SET_RATE_PARENT,
 | |
| 			reg, shift, width, 0);
 | |
| }
 | |
| 
 | |
| struct clk *sandbox_clk_register_gate2(struct device *dev, const char *name,
 | |
| 				       const char *parent_name,
 | |
| 				       unsigned long flags,
 | |
| 				       void __iomem *reg, u8 bit_idx,
 | |
| 				       u8 cgr_val, u8 clk_gate_flags);
 | |
| 
 | |
| static inline struct clk *sandbox_clk_gate2(const char *name,
 | |
| 					    const char *parent,
 | |
| 					    void __iomem *reg, u8 shift)
 | |
| {
 | |
| 	return sandbox_clk_register_gate2(NULL, name, parent,
 | |
| 					  CLK_SET_RATE_PARENT, reg, shift,
 | |
| 					  0x3, 0);
 | |
| }
 | |
| 
 | |
| static inline struct clk *sandbox_clk_mux(const char *name, void __iomem *reg,
 | |
| 					  u8 shift, u8 width,
 | |
| 					  const char * const *parents,
 | |
| 					  int num_parents)
 | |
| {
 | |
| 	return clk_register_mux(NULL, name, parents, num_parents,
 | |
| 				CLK_SET_RATE_NO_REPARENT, reg, shift,
 | |
| 				width, 0);
 | |
| }
 | |
| 
 | |
| #endif /* __SANDBOX_CLK_H__ */
 |