mirror of
https://github.com/smaeul/u-boot.git
synced 2025-10-31 20:18:18 +00:00
9830d2ebb4
Turn on PCIe ECAM address range decoding on Q35. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
139 lines
3.6 KiB
C
139 lines
3.6 KiB
C
/*
|
|
* Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <pci.h>
|
|
#include <pci_rom.h>
|
|
#include <asm/pci.h>
|
|
#include <asm/arch/device.h>
|
|
#include <asm/arch/qemu.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
static bool i440fx;
|
|
|
|
void board_pci_setup_hose(struct pci_controller *hose)
|
|
{
|
|
hose->first_busno = 0;
|
|
hose->last_busno = 0;
|
|
|
|
/* PCI memory space */
|
|
pci_set_region(hose->regions + 0,
|
|
CONFIG_PCI_MEM_BUS,
|
|
CONFIG_PCI_MEM_PHYS,
|
|
CONFIG_PCI_MEM_SIZE,
|
|
PCI_REGION_MEM);
|
|
|
|
/* PCI IO space */
|
|
pci_set_region(hose->regions + 1,
|
|
CONFIG_PCI_IO_BUS,
|
|
CONFIG_PCI_IO_PHYS,
|
|
CONFIG_PCI_IO_SIZE,
|
|
PCI_REGION_IO);
|
|
|
|
pci_set_region(hose->regions + 2,
|
|
CONFIG_PCI_PREF_BUS,
|
|
CONFIG_PCI_PREF_PHYS,
|
|
CONFIG_PCI_PREF_SIZE,
|
|
PCI_REGION_PREFETCH);
|
|
|
|
pci_set_region(hose->regions + 3,
|
|
0,
|
|
0,
|
|
gd->ram_size,
|
|
PCI_REGION_MEM | PCI_REGION_SYS_MEMORY);
|
|
|
|
hose->region_count = 4;
|
|
}
|
|
|
|
int board_pci_post_scan(struct pci_controller *hose)
|
|
{
|
|
int ret = 0;
|
|
u16 device, xbcs;
|
|
int pam, i;
|
|
pci_dev_t vga;
|
|
ulong start;
|
|
|
|
/*
|
|
* i440FX and Q35 chipset have different PAM register offset, but with
|
|
* the same bitfield layout. Here we determine the offset based on its
|
|
* PCI device ID.
|
|
*/
|
|
device = x86_pci_read_config16(PCI_BDF(0, 0, 0), PCI_DEVICE_ID);
|
|
i440fx = (device == PCI_DEVICE_ID_INTEL_82441);
|
|
pam = i440fx ? I440FX_PAM : Q35_PAM;
|
|
|
|
/*
|
|
* Initialize Programmable Attribute Map (PAM) Registers
|
|
*
|
|
* Configure legacy segments C/D/E/F to system RAM
|
|
*/
|
|
for (i = 0; i < PAM_NUM; i++)
|
|
x86_pci_write_config8(PCI_BDF(0, 0, 0), pam + i, PAM_RW);
|
|
|
|
if (i440fx) {
|
|
/*
|
|
* Enable legacy IDE I/O ports decode
|
|
*
|
|
* Note: QEMU always decode legacy IDE I/O port on PIIX chipset.
|
|
* However Linux ata_piix driver does sanity check on these two
|
|
* registers to see whether legacy ports decode is turned on.
|
|
* This is to make Linux ata_piix driver happy.
|
|
*/
|
|
x86_pci_write_config16(PIIX_IDE, IDE0_TIM, IDE_DECODE_EN);
|
|
x86_pci_write_config16(PIIX_IDE, IDE1_TIM, IDE_DECODE_EN);
|
|
|
|
/* Enable I/O APIC */
|
|
xbcs = x86_pci_read_config16(PIIX_ISA, XBCS);
|
|
xbcs |= APIC_EN;
|
|
x86_pci_write_config16(PIIX_ISA, XBCS, xbcs);
|
|
} else {
|
|
/* Configure PCIe ECAM base address */
|
|
x86_pci_write_config32(PCI_BDF(0, 0, 0), PCIEX_BAR,
|
|
CONFIG_PCIE_ECAM_BASE | BAR_EN);
|
|
}
|
|
|
|
/*
|
|
* QEMU emulated graphic card shows in the PCI configuration space with
|
|
* PCI vendor id and device id as an artificial pair 0x1234:0x1111.
|
|
* It is on PCI bus 0, function 0, but device number is not consistent
|
|
* for the two x86 targets it supports. For i440FX and PIIX chipset
|
|
* board, it shows as device 2, while for Q35 and ICH9 chipset board,
|
|
* it shows as device 1.
|
|
*/
|
|
vga = i440fx ? I440FX_VGA : Q35_VGA;
|
|
start = get_timer(0);
|
|
ret = pci_run_vga_bios(vga, NULL, PCI_ROM_USE_NATIVE);
|
|
debug("BIOS ran in %lums\n", get_timer(start));
|
|
|
|
return ret;
|
|
}
|
|
|
|
#ifdef CONFIG_GENERATE_MP_TABLE
|
|
int mp_determine_pci_dstirq(int bus, int dev, int func, int pirq)
|
|
{
|
|
u8 irq;
|
|
|
|
if (i440fx) {
|
|
/*
|
|
* Not like most x86 platforms, the PIRQ[A-D] on PIIX3 are not
|
|
* connected to I/O APIC INTPIN#16-19. Instead they are routed
|
|
* to an irq number controled by the PIRQ routing register.
|
|
*/
|
|
irq = x86_pci_read_config8(PCI_BDF(bus, dev, func),
|
|
PCI_INTERRUPT_LINE);
|
|
} else {
|
|
/*
|
|
* ICH9's PIRQ[A-H] are not consecutive numbers from 0 to 7.
|
|
* PIRQ[A-D] still maps to [0-3] but PIRQ[E-H] maps to [8-11].
|
|
*/
|
|
irq = pirq < 8 ? pirq + 16 : pirq + 12;
|
|
}
|
|
|
|
return irq;
|
|
}
|
|
#endif
|