mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-03 21:48:15 +00:00 
			
		
		
		
	Many (but not all) of Blackfin boards give -O2 option
to compile under lib/ directory.
That means lib/ should be speed-optimized,
whereas other parts should be size-optimized.
We want to keep the same behavior,
but do not want to parse board/*/config.mk again and again.
We've got no choice but to invent a new method.
CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED, if it is enabled,
gives -O2 flag only for building under lib/ directory.
Dirty codes which I had marked as "FIX ME"
in board/${BOARD}/config.mk have been deleted.
Instead, CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED has been
defined in include/configs/${BOARD}.h.
Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
Cc: Sonic Zhang <sonic.zhang@analog.com>
		
	
			
		
			
				
	
	
		
			121 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			121 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * U-boot - Configuration file for BF533 EZKIT board
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef __CONFIG_BF533_EZKIT_H__
 | 
						|
#define __CONFIG_BF533_EZKIT_H__
 | 
						|
 | 
						|
#include <asm/config-pre.h>
 | 
						|
 | 
						|
 | 
						|
/*
 | 
						|
 * Processor Settings
 | 
						|
 */
 | 
						|
#define CONFIG_BFIN_CPU             bf533-0.3
 | 
						|
#define CONFIG_BFIN_BOOT_MODE       BFIN_BOOT_BYPASS
 | 
						|
 | 
						|
 | 
						|
/*
 | 
						|
 * Clock Settings
 | 
						|
 *	CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
 | 
						|
 *	SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
 | 
						|
 */
 | 
						|
/* CONFIG_CLKIN_HZ is any value in Hz					*/
 | 
						|
#define CONFIG_CLKIN_HZ			27000000
 | 
						|
/* CLKIN_HALF controls the DF bit in PLL_CTL      0 = CLKIN		*/
 | 
						|
/*                                                1 = CLKIN / 2		*/
 | 
						|
#define CONFIG_CLKIN_HALF		0
 | 
						|
/* PLL_BYPASS controls the BYPASS bit in PLL_CTL  0 = do not bypass	*/
 | 
						|
/*                                                1 = bypass PLL	*/
 | 
						|
#define CONFIG_PLL_BYPASS		0
 | 
						|
/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL		*/
 | 
						|
/* Values can range from 0-63 (where 0 means 64)			*/
 | 
						|
#define CONFIG_VCO_MULT			22
 | 
						|
/* CCLK_DIV controls the core clock divider				*/
 | 
						|
/* Values can be 1, 2, 4, or 8 ONLY					*/
 | 
						|
#define CONFIG_CCLK_DIV			1
 | 
						|
/* SCLK_DIV controls the system clock divider				*/
 | 
						|
/* Values can range from 1-15						*/
 | 
						|
#define CONFIG_SCLK_DIV			5
 | 
						|
 | 
						|
 | 
						|
/*
 | 
						|
 * Memory Settings
 | 
						|
 */
 | 
						|
#define CONFIG_MEM_SIZE		32
 | 
						|
/* Early EZKITs had 32megs, but later have 64megs */
 | 
						|
#if (CONFIG_MEM_SIZE == 64)
 | 
						|
# define CONFIG_MEM_ADD_WDTH	10
 | 
						|
#else
 | 
						|
# define CONFIG_MEM_ADD_WDTH	9
 | 
						|
#endif
 | 
						|
 | 
						|
#define CONFIG_EBIU_SDRRC_VAL	0x398
 | 
						|
#define CONFIG_EBIU_SDGCTL_VAL	0x91118d
 | 
						|
 | 
						|
#define CONFIG_EBIU_AMGCTL_VAL	0xFF
 | 
						|
#define CONFIG_EBIU_AMBCTL0_VAL	0x7BB07BB0
 | 
						|
#define CONFIG_EBIU_AMBCTL1_VAL	0xFFC27BB0
 | 
						|
 | 
						|
#define CONFIG_SYS_MONITOR_LEN	(256 * 1024)
 | 
						|
#define CONFIG_SYS_MALLOC_LEN	(128 * 1024)
 | 
						|
 | 
						|
 | 
						|
/*
 | 
						|
 * Network Settings
 | 
						|
 */
 | 
						|
#define ADI_CMDS_NETWORK	1
 | 
						|
#define CONFIG_SMC91111	1
 | 
						|
#define CONFIG_SMC91111_BASE	0x20310300
 | 
						|
#define SMC91111_EEPROM_INIT() \
 | 
						|
	do { \
 | 
						|
		bfin_write_FIO_DIR(bfin_read_FIO_DIR() | PF1 | PF0); \
 | 
						|
		bfin_write_FIO_FLAG_C(PF1); \
 | 
						|
		bfin_write_FIO_FLAG_S(PF0); \
 | 
						|
		SSYNC(); \
 | 
						|
	} while (0)
 | 
						|
#define CONFIG_HOSTNAME		bf533-ezkit
 | 
						|
/* Uncomment next line to use fixed MAC address */
 | 
						|
/* #define CONFIG_ETHADDR	02:80:ad:20:31:e8 */
 | 
						|
 | 
						|
 | 
						|
/*
 | 
						|
 * Flash Settings
 | 
						|
 */
 | 
						|
#define CONFIG_SYS_FLASH_BASE		0x20000000
 | 
						|
#define CONFIG_SYS_MAX_FLASH_BANKS	3
 | 
						|
#define CONFIG_SYS_MAX_FLASH_SECT	40
 | 
						|
#define CONFIG_ENV_IS_IN_FLASH
 | 
						|
#define CONFIG_ENV_ADDR		0x20030000
 | 
						|
#define CONFIG_ENV_SECT_SIZE	0x10000
 | 
						|
#define FLASH_TOT_SECT		40
 | 
						|
 | 
						|
 | 
						|
/*
 | 
						|
 * I2C Settings
 | 
						|
 */
 | 
						|
#define CONFIG_SYS_I2C_SOFT
 | 
						|
#ifdef CONFIG_SYS_I2C_SOFT
 | 
						|
#define CONFIG_SYS_I2C
 | 
						|
#define CONFIG_SOFT_I2C_GPIO_SCL GPIO_PF0
 | 
						|
#define CONFIG_SOFT_I2C_GPIO_SDA GPIO_PF1
 | 
						|
#define CONFIG_SYS_I2C_SOFT_SPEED	50000
 | 
						|
#define CONFIG_SYS_I2C_SOFT_SLAVE	0
 | 
						|
#define I2C_DELAY              udelay(5)       /* 1/4 I2C clock duration */
 | 
						|
#endif
 | 
						|
 | 
						|
/*
 | 
						|
 * Misc Settings
 | 
						|
 */
 | 
						|
#define CONFIG_MISC_INIT_R
 | 
						|
#define CONFIG_RTC_BFIN
 | 
						|
#define CONFIG_UART_CONSOLE	0
 | 
						|
#define CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED
 | 
						|
 | 
						|
/*
 | 
						|
 * Pull in common ADI header for remaining command/environment setup
 | 
						|
 */
 | 
						|
#include <configs/bfin_adi_common.h>
 | 
						|
 | 
						|
#endif
 |