mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 14:00:19 +00:00 
			
		
		
		
	At present there is only one Kconfig option CONFIG_SIFIVE_CLINT to
control the enabling of SiFive CLINT support in both SPL (M-mode)
and U-Boot proper (S-mode). So for a typical SPL config that the
SiFive CLINT driver is enabled in both SPL and U-Boot proper, that
means the S-mode U-Boot tries to access the memory-mapped CLINT
registers directly, instead of the normal 'rdtime' instruction.
This was not a problem before, as the hardware does not forbid the
access from S-mode. However this becomes an issue now with OpenSBI
commit 8b569803475e ("lib: utils/sys: Add CLINT memregion in the root domain")
that the SiFive CLINT register space is protected by PMP for M-mode
access only. U-Boot proper does not boot any more with the latest
OpenSBI, that access exceptions are fired forever from U-Boot when
trying to read the timer value via the SiFive CLINT driver in U-Boot.
To solve this, we need to split current SiFive CLINT support between
SPL and U-Boot proper, using 2 separate Kconfig options.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Sean Anderson <seanga2@gmail.com>
		
	
			
		
			
				
	
	
		
			49 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			49 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/* SPDX-License-Identifier: GPL-2.0+ */
 | 
						|
/*
 | 
						|
 * (C) Copyright 2002
 | 
						|
 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
 | 
						|
 *
 | 
						|
 * Copyright (c) 2017 Microsemi Corporation.
 | 
						|
 * Padmarao Begari, Microsemi Corporation <padmarao.begari@microsemi.com>
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef	__ASM_GBL_DATA_H
 | 
						|
#define __ASM_GBL_DATA_H
 | 
						|
 | 
						|
#include <asm/smp.h>
 | 
						|
#include <asm/u-boot.h>
 | 
						|
#include <compiler.h>
 | 
						|
 | 
						|
/* Architecture-specific global data */
 | 
						|
struct arch_global_data {
 | 
						|
	long boot_hart;		/* boot hart id */
 | 
						|
	phys_addr_t firmware_fdt_addr;
 | 
						|
#if CONFIG_IS_ENABLED(SIFIVE_CLINT)
 | 
						|
	void __iomem *clint;	/* clint base address */
 | 
						|
#endif
 | 
						|
#ifdef CONFIG_ANDES_PLIC
 | 
						|
	void __iomem *plic;	/* plic base address */
 | 
						|
#endif
 | 
						|
#if CONFIG_IS_ENABLED(SMP)
 | 
						|
	struct ipi_data ipi[CONFIG_NR_CPUS];
 | 
						|
#endif
 | 
						|
#ifndef CONFIG_XIP
 | 
						|
	ulong available_harts;
 | 
						|
#endif
 | 
						|
};
 | 
						|
 | 
						|
#include <asm-generic/global_data.h>
 | 
						|
 | 
						|
#define DECLARE_GLOBAL_DATA_PTR register gd_t *gd asm ("gp")
 | 
						|
 | 
						|
static inline void set_gd(volatile gd_t *gd_ptr)
 | 
						|
{
 | 
						|
#ifdef CONFIG_64BIT
 | 
						|
	asm volatile("ld gp, %0\n" : : "m"(gd_ptr));
 | 
						|
#else
 | 
						|
	asm volatile("lw gp, %0\n" : : "m"(gd_ptr));
 | 
						|
#endif
 | 
						|
}
 | 
						|
 | 
						|
#endif /* __ASM_GBL_DATA_H */
 |