Svyatoslav Ryhel e63ab85dba ARM: tegra30: clock: implement PLLD2 support
PLLD2 is a simple clock (controlled by 2 registers) and appears starting
from T30. Primary use of PLLD2 is as main HDMI clock parent.

Signed-off-by: Svyatoslav Ryhel <clamor95@gmail.com>
2023-12-19 21:24:11 +02:00
..
2023-07-13 11:29:40 +02:00
2023-11-20 09:19:50 -05:00
2022-07-08 17:57:33 -04:00
2022-09-02 13:40:42 -04:00
2018-09-25 21:49:18 -04:00
2023-08-17 16:39:20 -04:00
2021-09-24 14:30:46 -04:00
2014-04-08 00:15:12 +02:00
2020-01-24 11:19:52 -05:00
2022-03-02 13:59:29 -05:00
2022-01-19 18:11:34 +01:00
2023-01-31 15:46:39 +01:00
2022-04-01 16:56:53 -04:00
2023-05-31 14:05:34 -04:00
2021-09-30 08:08:56 -04:00