Alex Porosanu e99d719359 arch/arm: add SEC JR0 offset
Freescale PPC SoCs do not hard-code security engine's Job Ring 0
address, rather a define is used. This patch adds the same
functionality to the ARM based SoCs (i.e. LS1/LS2 and i.MX parts)

Signed-off-by: Alex Porosanu <alexandru.porosanu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2016-05-18 08:51:46 -07:00
..
2016-05-18 08:51:46 -07:00
2016-05-18 08:51:46 -07:00
2016-05-18 08:51:46 -07:00
2016-03-15 15:12:53 -04:00
2015-02-25 07:59:50 +01:00
2015-09-16 16:10:22 -07:00
2016-03-15 15:13:10 -04:00
2015-12-05 18:22:32 -05:00
2015-04-16 11:27:15 +02:00
2016-02-14 16:36:13 +09:00
2015-09-28 10:48:24 -04:00