mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-25 01:58:13 +01:00 
			
		
		
		
	
		
			
				
	
	
		
			70 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			70 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * MPC823 LCD and Video Controller
 | |
|  * Copyright (c) 1999 Dan Malek (dmalek@jlc.net)
 | |
|  */
 | |
| #ifndef __LCDVIDEO_H__
 | |
| #define __LCDVIDEO_H__
 | |
| 
 | |
| 
 | |
| /* LCD Controller Configuration Register.
 | |
| */
 | |
| #define LCCR_BNUM	((uint)0xfffe0000)
 | |
| #define LCCR_EIEN	((uint)0x00010000)
 | |
| #define LCCR_IEN	((uint)0x00008000)
 | |
| #define LCCR_IRQL	((uint)0x00007000)
 | |
| #define LCCR_CLKP	((uint)0x00000800)
 | |
| #define LCCR_OEP	((uint)0x00000400)
 | |
| #define LCCR_HSP	((uint)0x00000200)
 | |
| #define LCCR_VSP	((uint)0x00000100)
 | |
| #define LCCR_DP		((uint)0x00000080)
 | |
| #define LCCR_BPIX	((uint)0x00000060)
 | |
| #define LCCR_LBW	((uint)0x00000010)
 | |
| #define LCCR_SPLT	((uint)0x00000008)
 | |
| #define LCCR_CLOR	((uint)0x00000004)
 | |
| #define LCCR_TFT	((uint)0x00000002)
 | |
| #define LCCR_PON	((uint)0x00000001)
 | |
| 
 | |
| /* Define the bit shifts to load values into the register.
 | |
| */
 | |
| #define LCDBIT(BIT, VAL)	((VAL) << (31 - BIT))
 | |
| 
 | |
| #define LCCR_BNUM_BIT	((uint)14)
 | |
| #define LCCR_EIEN_BIT	((uint)15)
 | |
| #define LCCR_IEN_BIT	((uint)16)
 | |
| #define LCCR_IROL_BIT	((uint)19)
 | |
| #define LCCR_CLKP_BIT	((uint)20)
 | |
| #define LCCR_OEP_BIT	((uint)21)
 | |
| #define LCCR_HSP_BIT	((uint)22)
 | |
| #define LCCR_VSP_BIT	((uint)23)
 | |
| #define LCCR_DP_BIT	((uint)24)
 | |
| #define LCCR_BPIX_BIT	((uint)26)
 | |
| #define LCCR_LBW_BIT	((uint)27)
 | |
| #define LCCR_SPLT_BIT	((uint)28)
 | |
| #define LCCR_CLOR_BIT	((uint)29)
 | |
| #define LCCR_TFT_BIT	((uint)30)
 | |
| #define LCCR_PON_BIT	((uint)31)
 | |
| 
 | |
| /* LCD Horizontal control register.
 | |
| */
 | |
| #define LCHCR_BO	((uint)0x01000000)
 | |
| #define LCHCR_AT	((uint)0x00e00000)
 | |
| #define LCHCR_HPC	((uint)0x001ffc00)
 | |
| #define LCHCR_WBL	((uint)0x000003ff)
 | |
| 
 | |
| #define LCHCR_AT_BIT	((uint)10)
 | |
| #define LCHCR_HPC_BIT	((uint)21)
 | |
| #define LCHCR_WBL_BIT	((uint)31)
 | |
| 
 | |
| /* LCD Vertical control register.
 | |
| */
 | |
| #define LCVCR_VPW	((uint)0xf0000000)
 | |
| #define LCVCR_LCD_AC	((uint)0x01e00000)
 | |
| #define LCVCR_VPC	((uint)0x001ff800)
 | |
| #define LCVCR_WBF	((uint)0x000003ff)
 | |
| 
 | |
| #define LCVCR_VPW_BIT	((uint)3)
 | |
| #define LCVCR_LCD_AC_BIT ((uint)10)
 | |
| #define LCVCR_VPC_BIT	((uint)20)
 | |
| 
 | |
| #endif /* __LCDVIDEO_H__ */
 |