Simon Glass f45e747d6d x86: Add support for newer CAR schemes
Newer Intel SoCs have different ways of setting up cache-as-ram (CAR).
Add support for these along with suitable configuration options.

To make the code cleaner, adjust a few definitions in processor.h so that
they can be used from assembler.

Signed-off-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
2019-12-15 11:44:18 +08:00
..
2019-12-15 11:44:16 +08:00
2011-04-13 19:43:28 +10:00
2015-04-29 21:02:33 -06:00
2017-02-06 11:38:46 +08:00
2019-11-03 07:20:27 +08:00
2018-04-16 16:54:51 +08:00
2019-10-08 13:53:54 +08:00
2011-04-13 19:43:28 +10:00
2019-12-15 11:44:14 +08:00
2011-04-13 19:43:28 +10:00
2011-04-13 19:43:28 +10:00