mirror of
https://github.com/smaeul/u-boot.git
synced 2025-11-04 05:50:17 +00:00
77b55e8cfc
Move arch/arm/cpu/armv7/exynos/* to arch/arm/mach-exynos/* to allow reuse of existing code for ARMv8 based Exynos platforms. Cc: Minkyu Kang <mk7.kang@samsung.com> Cc: Albert Aribaud <albert.u.boot@aribaud.net> Cc: Masahiro Yamada <yamada.m@jp.panasonic.com> Signed-off-by: Thomas Abraham <thomas.ab@samsung.com> Reviewed-by: Masahiro Yamada <yamada.masahiro@socionext.com> Tested-by: Przemyslaw Marczak <p.marczak@samsung.com> Acked-by: Przemyslaw Marczak <p.marczak@samsung.com> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
72 lines
1.5 KiB
C
72 lines
1.5 KiB
C
/*
|
|
* Copyright (C) 2012 Samsung Electronics
|
|
* Donghwa Lee <dh09.lee@samsung.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/system.h>
|
|
|
|
static void exynos5_set_usbhost_mode(unsigned int mode)
|
|
{
|
|
struct exynos5_sysreg *sysreg =
|
|
(struct exynos5_sysreg *)samsung_get_base_sysreg();
|
|
|
|
/* Setting USB20PHY_CONFIG register to USB 2.0 HOST link */
|
|
if (mode == USB20_PHY_CFG_HOST_LINK_EN) {
|
|
setbits_le32(&sysreg->usb20phy_cfg,
|
|
USB20_PHY_CFG_HOST_LINK_EN);
|
|
} else {
|
|
clrbits_le32(&sysreg->usb20phy_cfg,
|
|
USB20_PHY_CFG_HOST_LINK_EN);
|
|
}
|
|
}
|
|
|
|
void set_usbhost_mode(unsigned int mode)
|
|
{
|
|
if (cpu_is_exynos5())
|
|
exynos5_set_usbhost_mode(mode);
|
|
}
|
|
|
|
static void exynos4_set_system_display(void)
|
|
{
|
|
struct exynos4_sysreg *sysreg =
|
|
(struct exynos4_sysreg *)samsung_get_base_sysreg();
|
|
unsigned int cfg = 0;
|
|
|
|
/*
|
|
* system register path set
|
|
* 0: MIE/MDNIE
|
|
* 1: FIMD Bypass
|
|
*/
|
|
cfg = readl(&sysreg->display_ctrl);
|
|
cfg |= (1 << 1);
|
|
writel(cfg, &sysreg->display_ctrl);
|
|
}
|
|
|
|
static void exynos5_set_system_display(void)
|
|
{
|
|
struct exynos5_sysreg *sysreg =
|
|
(struct exynos5_sysreg *)samsung_get_base_sysreg();
|
|
unsigned int cfg = 0;
|
|
|
|
/*
|
|
* system register path set
|
|
* 0: MIE/MDNIE
|
|
* 1: FIMD Bypass
|
|
*/
|
|
cfg = readl(&sysreg->disp1blk_cfg);
|
|
cfg |= (1 << 15);
|
|
writel(cfg, &sysreg->disp1blk_cfg);
|
|
}
|
|
|
|
void set_system_display_ctrl(void)
|
|
{
|
|
if (cpu_is_exynos4())
|
|
exynos4_set_system_display();
|
|
else
|
|
exynos5_set_system_display();
|
|
}
|