mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 05:50:17 +00:00 
			
		
		
		
	Various files are needlessly rebuilt every time due to the version and build time changing. As version.h is not actually needed, remove the include. Signed-off-by: Rob Herring <robh@kernel.org> Cc: Albert Aribaud <albert.u.boot@aribaud.net> Cc: Stefano Babic <sbabic@denx.de> Cc: Minkyu Kang <mk7.kang@samsung.com> Cc: Marek Vasut <marex@denx.de> Cc: Tom Warren <twarren@nvidia.com> Cc: Michal Simek <monstr@monstr.eu> Cc: Macpaul Lin <macpaul@andestech.com> Cc: Wolfgang Denk <wd@denx.de> Cc: York Sun <yorksun@freescale.com> Cc: Stefan Roese <sr@denx.de> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> Cc: Simon Glass <sjg@chromium.org> Cc: Philippe Reynes <tremyfr@yahoo.fr> Cc: Eric Jarrige <eric.jarrige@armadeus.org> Cc: "David Müller" <d.mueller@elsoft.ch> Cc: Phil Edworthy <phil.edworthy@renesas.com> Cc: Robert Baldyga <r.baldyga@samsung.com> Cc: Torsten Koschorrek <koschorrek@synertronixx.de> Cc: Anatolij Gustschin <agust@denx.de> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Reviewed-by: Łukasz Majewski <l.majewski@samsung.com>
		
			
				
	
	
		
			113 lines
		
	
	
		
			2.5 KiB
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
			
		
		
	
	
			113 lines
		
	
	
		
			2.5 KiB
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
/*
 | 
						|
 *  armboot - Startup Code for ARM1176 CPU-core
 | 
						|
 *
 | 
						|
 * Copyright (c) 2007	Samsung Electronics
 | 
						|
 *
 | 
						|
 * Copyright (C) 2008
 | 
						|
 * Guennadi Liakhovetki, DENX Software Engineering, <lg@denx.de>
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 *
 | 
						|
 * 2007-09-21 - Restructured codes by jsgood (jsgood.yang@samsung.com)
 | 
						|
 * 2007-09-21 - Added MoviNAND and OneNAND boot codes by
 | 
						|
 * jsgood (jsgood.yang@samsung.com)
 | 
						|
 * Base codes by scsuh (sc.suh)
 | 
						|
 */
 | 
						|
 | 
						|
#include <asm-offsets.h>
 | 
						|
#include <config.h>
 | 
						|
 | 
						|
#ifndef CONFIG_SYS_PHY_UBOOT_BASE
 | 
						|
#define CONFIG_SYS_PHY_UBOOT_BASE	CONFIG_SYS_UBOOT_BASE
 | 
						|
#endif
 | 
						|
 | 
						|
/*
 | 
						|
 *************************************************************************
 | 
						|
 *
 | 
						|
 * Startup Code (reset vector)
 | 
						|
 *
 | 
						|
 * do important init only if we don't start from memory!
 | 
						|
 * setup Memory and board specific bits prior to relocation.
 | 
						|
 * relocate armboot to ram
 | 
						|
 * setup stack
 | 
						|
 *
 | 
						|
 *************************************************************************
 | 
						|
 */
 | 
						|
 | 
						|
	.globl reset
 | 
						|
 | 
						|
reset:
 | 
						|
	/*
 | 
						|
	 * set the cpu to SVC32 mode
 | 
						|
	 */
 | 
						|
	mrs	r0, cpsr
 | 
						|
	bic	r0, r0, #0x3f
 | 
						|
	orr	r0, r0, #0xd3
 | 
						|
	msr	cpsr, r0
 | 
						|
 | 
						|
/*
 | 
						|
 *************************************************************************
 | 
						|
 *
 | 
						|
 * CPU_init_critical registers
 | 
						|
 *
 | 
						|
 * setup important registers
 | 
						|
 * setup memory timing
 | 
						|
 *
 | 
						|
 *************************************************************************
 | 
						|
 */
 | 
						|
	/*
 | 
						|
	 * we do sys-critical inits only at reboot,
 | 
						|
	 * not when booting from ram!
 | 
						|
	 */
 | 
						|
cpu_init_crit:
 | 
						|
	/*
 | 
						|
	 * When booting from NAND - it has definitely been a reset, so, no need
 | 
						|
	 * to flush caches and disable the MMU
 | 
						|
	 */
 | 
						|
#ifndef CONFIG_SPL_BUILD
 | 
						|
	/*
 | 
						|
	 * flush v4 I/D caches
 | 
						|
	 */
 | 
						|
	mov	r0, #0
 | 
						|
	mcr	p15, 0, r0, c7, c7, 0	/* flush v3/v4 cache */
 | 
						|
	mcr	p15, 0, r0, c8, c7, 0	/* flush v4 TLB */
 | 
						|
 | 
						|
	/*
 | 
						|
	 * disable MMU stuff and caches
 | 
						|
	 */
 | 
						|
	mrc	p15, 0, r0, c1, c0, 0
 | 
						|
	bic	r0, r0, #0x00002300	@ clear bits 13, 9:8 (--V- --RS)
 | 
						|
	bic	r0, r0, #0x00000087	@ clear bits 7, 2:0 (B--- -CAM)
 | 
						|
	orr	r0, r0, #0x00000002	@ set bit 2 (A) Align
 | 
						|
	orr	r0, r0, #0x00001000	@ set bit 12 (I) I-Cache
 | 
						|
 | 
						|
	/* Prepare to disable the MMU */
 | 
						|
	adr	r2, mmu_disable_phys
 | 
						|
	sub	r2, r2, #(CONFIG_SYS_PHY_UBOOT_BASE - CONFIG_SYS_TEXT_BASE)
 | 
						|
	b	mmu_disable
 | 
						|
 | 
						|
	.align 5
 | 
						|
	/* Run in a single cache-line */
 | 
						|
mmu_disable:
 | 
						|
	mcr	p15, 0, r0, c1, c0, 0
 | 
						|
	nop
 | 
						|
	nop
 | 
						|
	mov	pc, r2
 | 
						|
mmu_disable_phys:
 | 
						|
 | 
						|
#endif
 | 
						|
 | 
						|
	/*
 | 
						|
	 * Go setup Memory and board specific bits prior to relocation.
 | 
						|
	 */
 | 
						|
	bl	lowlevel_init		/* go setup pll,mux,memory */
 | 
						|
 | 
						|
	bl	_main
 | 
						|
 | 
						|
/*------------------------------------------------------------------------------*/
 | 
						|
 | 
						|
	.globl	c_runtime_cpu_setup
 | 
						|
c_runtime_cpu_setup:
 | 
						|
 | 
						|
	mov	pc, lr
 |