Jason Jin c0391111c3 Fix the incorrect DDR clk freq reporting on 8536DS
On 8536DS board, When the DDR clk is set async mode(SW3[6:8] != 111),
The display is still sync mode DDR freq. This patch try to fix
this. The display DDR freq is now the actual freq in both
sync and async mode.

Signed-off-by: Jason Jin <Jason.jin@freescale.com>
2008-10-07 15:37:08 -05:00
..
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2001-04-28 17:59:11 +00:00
2005-10-13 16:45:02 +02:00
2008-05-21 00:14:08 +02:00
2000-08-21 15:05:47 +00:00
2008-08-06 14:05:38 +02:00
2008-03-25 19:16:45 -05:00
2008-03-02 21:44:59 +01:00
2008-07-18 12:30:50 +02:00
2005-09-26 00:44:15 +02:00
2001-08-05 15:35:05 +00:00
2003-06-27 21:31:46 +00:00
2000-11-20 17:21:10 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2001-04-28 17:59:11 +00:00
2008-05-21 00:14:08 +02:00
2003-06-27 21:31:46 +00:00
2008-05-21 00:14:08 +02:00
2001-04-28 17:59:11 +00:00
2000-08-21 15:05:47 +00:00