Chris Zankel
de5e5cea02
xtensa: add support for the xtensa processor architecture [1/2] ...
The Xtensa processor architecture is a configurable, extensible,
and synthesizable 32-bit RISC processor core provided by Cadence.
This is the first part of the basic architecture port with changes to
common files. The 'arch/xtensa' directory, and boards and additional
drivers will be in separate commits.
Signed-off-by: Chris Zankel <chris@zankel.net>
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Tom Rini <trini@konsulko.com>
2016-08-15 18:46:38 -04:00
2012-11-30 07:15:04 -07:00
2016-07-24 20:36:29 -05:00
2012-11-04 11:00:34 -07:00
2016-07-26 09:01:04 -07:00
2013-07-24 09:44:38 -04:00
2016-01-19 08:31:21 -05:00
2015-11-05 10:52:34 -05:00
2013-07-24 09:44:38 -04:00
2016-01-25 10:39:59 -05:00
2016-06-12 23:49:38 +02:00
2014-09-16 12:23:57 -04:00
2016-02-29 11:43:24 -05:00
2016-02-29 11:43:24 -05:00
2016-02-29 11:43:24 -05:00
2011-01-18 23:38:08 +01:00
2016-04-11 20:48:26 -04:00
2011-10-17 22:25:34 +02:00
2015-05-13 09:24:12 -07:00
2016-01-19 08:31:21 -05:00
2014-08-25 17:02:33 -04:00
2013-06-24 19:11:13 -05:00
2016-05-02 18:37:09 -04:00
2015-04-21 10:19:19 -07:00
2016-01-19 08:31:21 -05:00
2016-07-14 18:22:26 -04:00
2010-05-06 00:17:01 +02:00
2010-05-06 00:17:01 +02:00
2014-09-09 13:51:54 +02:00
2015-08-18 13:46:00 -04:00
2014-11-25 06:33:58 -07:00
2016-02-06 12:00:59 +01:00
2012-12-13 11:46:07 -07:00
2014-08-25 17:02:33 -04:00
2015-11-05 10:51:53 -05:00
2009-12-05 01:30:23 +01:00
2014-10-23 09:59:20 -04:00
2011-09-11 21:24:09 +02:00
2013-06-24 19:11:13 -05:00
2013-07-24 09:44:38 -04:00
2016-01-19 22:25:37 +00:00
2014-08-25 17:02:33 -04:00
2014-09-16 12:23:56 -04:00
2010-05-06 00:17:01 +02:00
2014-10-26 22:22:09 +01:00
2014-03-04 12:15:01 -05:00
2016-08-15 18:46:38 -04:00
2012-11-04 11:00:34 -07:00
2016-06-06 13:39:18 -04:00
2012-10-15 11:53:47 -07:00
2016-07-14 18:22:24 -04:00
de5e5cea02