2 Commits

Author SHA1 Message Date
Samuel Holland
88065c42f7 riscv: cpu: thead: Initialize extension CSRs
Enable the T-HEAD ISA extensions, as these are required to use the cache
maintenance instructions. Enable the branch predictor and BTB to improve
performance. Some bits are only available on specific CPU models, so
provide Kconfig symbols for selecting the right model.

Signed-off-by: Samuel Holland <samuel@sholland.org>
2023-02-05 12:05:24 -06:00
Samuel Holland
722832d48b riscv: cpu: Add skeleton for T-HEAD CPUs
This is a direct copy of the existing generic CPU code.

Signed-off-by: Samuel Holland <samuel@sholland.org>
2023-02-05 12:05:24 -06:00