Dinesh Maniyam 9d8f814beb clk: altera: n5x: Fix MEMCLKMGR_EXTCNTRST_C0CNTRST to bit(0)
MEMCLKMGR_EXTCNTRST_C0CNTRST register defined as BIT[0] in documentation
but it is wrongly defined as BIT[7] in u-boot code. This register is used
to hold associated pingpong counter in reset
while PLL and 5:1 mux configuration is changed.

Signed-off-by: Dinesh Maniyam <dinesh.maniyam@intel.com>
Reviewed-by: Tien Fong Chee <tien.fong.chee@intel.com>
2024-01-22 16:51:17 +08:00
..
2021-01-30 14:25:41 -07:00
2022-01-18 12:48:17 -05:00
2024-01-16 12:26:24 +00:00
2024-01-19 14:38:59 +01:00
2022-03-30 13:02:55 -04:00
2024-01-16 12:26:23 +00:00
2024-01-16 12:26:23 +00:00