Dinesh Maniyam
9d8f814beb
clk: altera: n5x: Fix MEMCLKMGR_EXTCNTRST_C0CNTRST to bit(0)
...
MEMCLKMGR_EXTCNTRST_C0CNTRST register defined as BIT[0] in documentation
but it is wrongly defined as BIT[7] in u-boot code. This register is used
to hold associated pingpong counter in reset
while PLL and 5:1 mux configuration is changed.
Signed-off-by: Dinesh Maniyam <dinesh.maniyam@intel.com>
Reviewed-by: Tien Fong Chee <tien.fong.chee@intel.com>
2024-01-22 16:51:17 +08:00
..
2024-01-22 16:51:17 +08:00
2023-09-24 09:54:57 -04:00
2023-12-15 13:05:54 -05:00
2023-11-16 18:59:58 -05:00
2023-11-13 16:39:05 +09:00
2023-12-15 13:05:54 -05:00
2021-01-30 14:25:41 -07:00
2023-12-19 10:09:06 -05:00
2023-12-15 13:05:54 -05:00
2022-11-15 15:37:17 +08:00
2022-07-13 23:03:37 +02:00
2023-12-15 13:05:54 -05:00
2023-12-15 13:05:55 -05:00
2022-01-18 12:48:17 -05:00
2024-01-16 12:26:24 +00:00
2024-01-14 20:35:21 +01:00
2023-10-23 18:21:55 +08:00
2023-07-06 17:28:08 +08:00
2023-12-05 16:40:16 +08:00
2024-01-19 14:38:59 +01:00
2023-10-22 23:41:52 +01:00
2022-02-24 23:58:13 -05:00
2023-11-10 11:01:50 -05:00
2023-02-22 19:40:11 +01:00
2020-12-13 08:00:25 -07:00
2023-09-24 09:54:57 -04:00
2021-12-15 12:16:16 -05:00
2021-12-15 12:16:16 -05:00
2023-12-15 13:05:54 -05:00
2021-02-02 15:33:42 -05:00
2023-12-15 13:05:54 -05:00
2023-12-15 13:50:44 -05:00
2023-12-15 13:50:44 -05:00
2022-03-30 13:02:55 -04:00
2023-10-13 16:59:23 -04:00
2023-02-02 01:49:19 +01:00
2023-12-15 13:05:54 -05:00
2020-12-13 08:00:25 -07:00
2023-12-15 13:05:54 -05:00
2023-12-15 13:05:54 -05:00
2023-11-10 11:01:50 -05:00
2023-12-15 12:32:00 -05:00
2023-09-24 09:54:57 -04:00
2021-12-15 12:16:16 -05:00
2023-09-24 09:54:57 -04:00
2023-09-09 04:53:31 +02:00
2023-09-24 09:54:57 -04:00
2023-09-24 09:54:57 -04:00
2023-12-15 12:31:47 -05:00
2021-06-23 09:48:35 +02:00
2023-12-15 12:31:15 -05:00
2022-02-24 23:58:13 -05:00
2024-01-16 12:26:23 +00:00
2024-01-16 12:26:23 +00:00
2023-04-06 14:50:03 +02:00
2021-12-27 16:20:18 -05:00