Chris Packham 7d7bb99e22 arm: mvebu: Support for 98DX25xx/98DX35xx SoC
Add support for the Allecat5/Alleycat5X SoC. These are L3 switches with
an integrated CPU (referred to as the CnM block in Marvell's
documentation). These have dual ARMv8.2 CPUs (Cortex-A55). This support
has been ported from Marvell's SDK which is based on a much older
version of U-Boot.

Signed-off-by: Chris Packham <judge.packham@gmail.com>
2022-11-07 07:46:28 +01:00
..
2021-08-09 14:46:51 +02:00
2021-08-09 14:46:51 +02:00
2022-07-26 11:29:01 +02:00
2022-06-20 09:18:26 +08:00
2022-09-23 15:09:15 -04:00
2021-03-20 16:24:27 -04:00
2021-06-21 13:31:40 +02:00
2022-09-13 11:32:48 +02:00